# ECE2883 HP: Lab 2- SME Introduction to Quartus CAD

### A tutorial example in design

In this lab, you will be replicating essentially the same lab done by ECE2031 students in their first week of lab. You're not really behind them – they do this tutorial first because it's easy to do even when students have not acquired all of their lab parts. You will not be doing the same prototyping exercises that they do in Labs 2/3 and 4/5 because you have more hardware experiences later in ECE2883, so you will quickly move through combinational and sequential lab exercises in the next couple of weeks.

There is one major difference in Quartus for you, relative to ECE2031 students.

- They use a version of Quartus (9.1 SP2) which is better for learning simulation, so ECE2031 has never advanced beyond it, even though it is now up to version 15.
- You will need version 13.0 SP1, because it is the best compromise between ease of simulation and support for the FPGA used on ECE2883HP's development board.

So, if you install a version of Quartus on your own computer, I recommend that you install 13.0 SP1, and you can wait at least a week before doing it. You are better off to use lab computers, at least during this tutorial lab, and follow the tutorial instructions for using version 9.1 SP2. You will get lost if you try to follow the tutorial instructions on a computer that has any version newer than version 9.1 SP2.

I have already written a new version of the tutorial for 13.0, but I would prefer that you not be test subjects just yet.

So, with that lengthy introduction, continue by following the steps that begin on the next page. Note that there are two PDF comments telling you to save two simulation results to turn in. Those two items are the only items to turn in, and you can either give them to me or Kevin in lab, or bring them to seminar on Thursday.

## **Appendix B: Quartus II Tutorial**

The purpose of this tutorial is to familiarize the student with the basic functionality of the Quartus II software. The concepts and procedures outlined here should enable the student to begin working on laboratory projects. Additional features will also be explained throughout the laboratory exercises. However, the student should refer back to this tutorial if at any time he or she forgets any of these basic functions.

۲

This tutorial has been written using Quartus II 9.0, but it should be applicable for any later revisions as well. The exact menus, display windows, and other options may change slightly between versions, but the basic functionality should remain fairly constant.

#### **B.1 Creating a new project**

Upon starting Quartus, the main interface window will be presented as seen in Figure B.1. From the menu at the top, select **File => New Project Wizard...** to create a new project. At this point, Quartus may display an introduction screen for the project wizard. Simply press **Next >** to advance



Figure B.1. The Quartus II development environment.

Appendix B

( )

( )

ew Project Wizard: Directory	, Name , Top-I	_evel Entity [	page 1 of 5]	Þ
What is the working directory for this	project?			
C:\loginid\tutorial				
What is the name of this project?				
tutorial				
What is the name of the top-level de exactly match the entity name in the	sign entity for this design file.	project? This nar	me is case sensi	tive and must
tutorial				
Use Existing Project Settings				
	< Back	Next>	Finish	Cancel

Figure B.2. The first dialog of the New Project Wizard (possibly after an introductory screen).

Note!

to the window displayed in Figure B.2. You may also want to check the box in the lower left corner to avoid displaying the introduction screen again.

Enter a location to store your project files. You should **not** use a network drive, because you may experience slow or problematic compilations. If you use the local hard disk on one of the machines in the laboratory, choose a temporary location, such as *c*:\*work* (acceptable locations may change based upon the policies of computer support personnel). You may also want to use your user name (login ID)

to distinguish your files from other students who may use that machine. Finally, append a directory for the particular project, which is *tutorial* in the example of Figure B.2. Next, give the project a name. The example uses *tutorial* again, but this name does not have to be the same as the project directory. The top-level design entity can also be something other than the project name or directory, but for simplicity, Quartus II will default to the project name. Press **Next** > to advance to the window in Figure B.3 (left). Allow Quartus to create the project directory, if it does not yet exist.

( )

Quartus has a multi-document organization, allowing different documents/applications to show up either as sub-windows or tabs. These windows or tabs can be closed independently of one another, and reopened when necessary. When closing one of them, Quartus will warn of any unsaved changes relative to that item. One such sub-window is the "Tips and Tricks" that will pop up until you change your preferences otherwise.

Since there are no design files to add to this project, click **Next** > to advance to the device selection window of Figure B.3 (right). You may be using either the DE2 board or the DE2-70 board. These boards contain different FPGA devices. The DE2 board uses the EP2C35F672C6 FPGA, while the DE2-70 uses the EP2C70F896C6 (at the time this was printed, at least). You will need to select the correct device for the board at your laboratory

 $(\mathbf{r})$ 

Appendix B

198

(�)

Project directory to the project. Note: you can always add design lifes to the project later.  Elle name: Type Library Design entry/sy (HDL version Add All Remove Properties Up Down	Devices family       Show in 'Available device' list         Devices       All         Case digitation       Show in 'Available device' list         Case digitation       Show in 'Available device' list         Case digitation       Show advanced devices         Auto device selected in 'Available devices' list       Show advanced devices         Available devices:       HardCopy compatible only         Available devices:       Example         Name       Core v         EP2C50F672C5       1.2V       \$6/28         EP2C70F672C6       1.2V       \$6/28         L2V       \$8416       422         1152000       300       4
Specify the path names of any non-default libraries.	Comparion device HardCopy:

( )

Figure B.3. The second dialog allows a user to add previously created design files to the new project. The third dialog specifies the target hardware for the project.

station by reading the corresponding code near the middle of the FPGA IC (*Integrated Circuit*). If you change laboratory stations, you may need to update the device information to the alternate FPGA and re-compile the source files before downloading to the FPGA board. If you are completing this part of the tutorial with no hardware (e.g., at home), assume the EP2C35F672C6 FPGA.

By default, Quartus shows all FPGAs of a particular family currently available from Altera. Change the **Family** selection to **Cyclone II** (for DE2 boards) to bring up the appropriate family of devices. To select the correct device, you could scroll through the list to find it. However, it is often easier to narrow your search first. The last number in an Altera FPGA designation indicates the speed grade of the device. Select a **Speed grade** according to your device (the last digit of its part number), as seen in Figure B.3 (right). The number just before this speed designation indicates

Design Entry	//Synthesis
Tool name:	<none></none>
Format:	
🗌 Run this	tool automatically to synthesize the current design
Simulation	
Tool name:	<none></none>
Format:	v
🗆 Run gat	e-level simulation automatically after compilation
Timing Anali	sis
Tool name:	<none></none>
Format:	v
🗌 Run this	tool automatically after compilation

the number of pins that the FPGA has, Figure B.4. Optional third-party tools so change the **Pin count** option to reflect are not used in this tutorial.

Appendix B

( )

New Project Wizard: Summa	ary [page 5 of 5]
When you click Finish, the project	ct will be created with the following settings:
Project directory:	
C:/loginid/tutorial/	
Project name:	tutorial
Top-level design entity:	tutorial
Number of files added:	0
Number of user libraries added:	0
Device assignments:	
Family name:	Cyclone II
Device:	EP2C35F672C6
EDA tools:	
Design entry/synthesis:	<none></none>
Simulation:	<none></none>
Timing analysis:	<none></none>
Operating conditions:	
Core voltage:	1.2V
Junction temperature range:	0-85 °C
	< Back Next> Finish Cancel

Figure B.5. The final window of the Project Wizard allows the user to see all project parameters.

the **672** (DE2) or **896** (DE2-70) pins on these devices. This should reduce the device options to only a handful of FPGAs. Select the correct device for your laboratory station. Press **Next** > to continue to the window of Figure B.4.

It is common for commercial entities to use third-party tools to develop hardware and software configurations FPGAs. for This window allows Quartus to communicate and use such tools within the development environment. However, we will simply be using the default tools included with Quartus II, so click **Next >** to proceed to the summary window of Figure B.5.

General	Device				-		
<ul> <li>⊢ries         <ul> <li>Libraies</li> <li>Device</li> </ul> </li> <li>Operating Settings and Conditions             <ul> <li>Voltage</li> <li>Temperature</li> <li>Compilation Process Settings</li> <li>Early Timing Estimate</li> <li>Incremental Compilation</li> <li>EDA Tool Settings</li> <li>Analysis &amp; Synthesis Settings</li> <li>Timing Analysis Settings</li> <li>Timing Analysis Settings</li> <li>ImmeQuest Timing Analyzer</li> <li>Elassist Timing Analyzer</li> <li>Classist Timing Analyzer</li> <li>Settings</li> </ul> </li> </ul>	Select the family and device Device family Family: Cyclone II Devices: All Target device C Auto device selected B © Specific device selected © Other: n/e	you want t wy the Fitter ed in 'Availa	o target for c	ompilation.	Show in 'Ava Package: Pin count Speed grade Show ac HardCop Device a	ilable dev Any 672 e: 6 dvanced d dvanced d ny compati nd Pin Op	ices' list
	Available devices:	[ C	1.5.	1.0	L Marrier - 1	Fachard	Lou
– Design Assistant – SignalTap II Logic Analyzer – Logic Analyzer Interface ∄. Simulator Settings – PowerPlay Power Analyzer Settings	E P2C35F672C6 E P2C50F672C6 E P2C70F672C6 E P2C70F672C6	1.2V 1.2V 1.2V 1.2V	33216 50528 68416	475 450 422	483840 594432 1152000	70 172 300	4 4 4
	<					)	>
	Migration compatibility		Companion	device—			
	Migration Devices		HardCopy:				7

۲

Figure B.6. The Device window can be used to subsequently change the selected device, but is more often used to alter other specific parameters related to the device and its pins.

200

۲

 $(\mathbf{r})$ 

With the summary window in view, press Finish to close the wizard and create the new project files. You will be returned to the main window of Quartus. From the menu, select **Assignments => Device...** to bring up the settings window of Figure B.6.

Click on the **Device** & **Pin Options...** button and select the **Unused Pins** tab to bring up the options window of Figure B.7. Change the Reserve all unused pins: option to As input tri-stated. This option forces all of the unused pins on the FPGA to be inputs instead of the default outputs. this would not matter, since the conflicts. board design would typically be done after the FPGA is designed.



Figure B.7. The state of unused pins on the In normal new design situations, FPGA must be specified to avoid hardware

However, the projects in these laboratory exercises will target a prebuilt FPGA board, which has several other ICs and connectors on it in addition to the FPGA. Many of these ICs connect directly to the FPGA I/O pins. To avoid causing erroneous board operation or potential damage to the FPGA or other ICs, it is important to change this setting every time a new project is created. Once complete, press the OK button to close this window. Press the **OK** button on the settings window to complete the options change.

(�)

Always set the unused pins option to tri-stated inputs Remember! whenever you create a new project for downloading to a DE2 board in the laboratory. Failure to do so could result in damage to the DE2 board components attached to the Think of it this way: If the compiler happens to FPGA. drive one of these pins (that it thinks is unused) as an output, and if some device like a USB interface is driving it externally, then either the FPGA or the USB interface will "lose" and possibly burn out.

Appendix B

(�)

#### **B.2** Creating a new design file

Design projects are composed of one or more design files, and this project will be defined by a single schematic file. From the menu, select **File => New...** to bring up the dialog of Figure B.8.

۲

Select the **Block Diagram/Schematic File** option and press the **OK** button. This will create a blank schematic file, as seen in Figure B.9. It may default to a tabbed document, as seen in Figure B.10. Either mode is fine, but if you want to have a dedicated sub-window for your block diagram, you can click on the maximize/minimize icon just to the left of the small "X" in the upper right corner. (If you accidentally "X" it out and delete the window, just go back to the step above, and create a NEW blank block diagram.

Look ahead to Figure B.14 if you want to see what we are drawing. Start by double-clicking anywhere in the blank area within the schematic window. This will bring up the symbol insertion window of Figure B.11.

Select the **and2** symbol from the *logic* folder of the *primitives* library. Press the **OK** button and click within the schematic window to place the AND gate. You can move any symbol by simply clicking and dragging. Double-click a clear area of the schematic window to bring up the symbol window again. This time, select the **not** symbol from the *primitives/logic* library.



Figure B.8. Block diagrams and other design files are created from this window.

Check the "repeat-insert mode" and press the "OK" button to place multiple NOT gates. Place two NOT gates and press the escape key (ESC) to quit placing symbols. Right click on one of the NOT gates and select **Rotate by Degrees => 90**. Rotate the second NOT gate by 270 degrees. In a similar manner, add the components shown in Figure B.12.

The **or2** is also located within the *logic* folder of the *primitives* library, but the **input** and **output** symbols are located within the *pin* folder of the same *primitives* library. If you already know what the symbol name is, you can also type it into the name section of the symbol window

Appendix B

202

( )

( )

File Decide use   Decide use Decide use   D	Ouartus II - c:/work/loginid/tutorial/tutorial - t	utorial		الااقات
Image       Image       Image       Image       Image         Image       Image       Image       Image       Image         Image       Image       Image       Image       Image	File Edit View Project Assignments Processin;	, Tools Window Help		
Ender Ling     Endext bar       Decket Dr2570     Endext bar       Image Ling     Endext bar       Endext bar     Endext bar       Endext	🗅 🕼 🖨 🖉 🕾 📧 🗠 🗠 tutorial	- X/000 - 00 - 00 - 00	0 4 0	
Gray     Control 1025970       Image: Section 10259	Project Nevigator **			
Colore E Process     Constrain I     Constrain     Constrain I     Constrain     Constrain     Constrain     Constrain I	Entto	La BiockT.Du		
Look 20     Control 1	Cyclone II: EP2C35F67	6		
Control of the decision o	- > tutorial 2ec	kd Block 1. bdf		
Artearchy     File & Design tain       Table     Image       B     Corpho		□     □ </th <th></th> <th>*</th>		*
Alteractive [The field Computed       The Completence       The Completence <t< th=""><th></th><th></th><th></th><th></th></t<>				
Tele Constants I Tele Constants I P C Constants I	Hierarchy E Files & Design Units			
	Tasks ×			
Image       Tomoto         Image       Tomoto <td>Flow: Compliation</td> <td></td> <td></td> <td></td>	Flow: Compliation			
Image     Image       Image     Image       Image     Image       Image     Image       Image     Image	Tuto A			
Properties Acquires Equipment     Properties Resolution     Prope	Taik d Time O			
	E P Corpe Desgr			
Annubi (foresting rougency (in)     Annubi (foresting rougenc	E-> Fiter (Place & Boute)			<b>V</b>
Construct I mono fouly on the formation     Propue Dece (Den Programmed     Decumentation     Dec	Assembler (Generate programming files)	<		2
B → EDA Holds Volue <sup>®</sup> Pogues Deck Dipen Pagement     Posses     Pogues Deck Dipen Pagement     Pogues Deck Dipen	B- Classic Timing Analysis			
	B- EDA Netist Writer			
	Program Device (Open Programmer)			
Decumentation     Decumen				View Quartus II Information
Type Broave       Type Broave       System & Recently & Entrith & Marry & Constitutions, & Entry & Supposed & Ring /       Phraage       If have       If have       Tryby, Press F1       No Harm	x			Documentation
A Syntas (, Focusing ), Estistric ), birs ), Warreg ), CircatWarring ), Esse ), Septended ), Rog / Plenage	* Type Nessage			
Image         Image <th< td=""><td>義人 System 人 Processing 人 Extra Into 人 Into 人 Warring 人 Ca</td><td>scalWaming ), Enro ), Suppressed ), Also /</td><td></td><td></td></th<>	義人 System 人 Processing 人 Extra Into 人 Into 人 Warring 人 Ca	scalWaming ), Enro ), Suppressed ), Also /		
0 +80 press F1 0.4e 0.4e	Message:			w Locate
	For Help, press F1			lde

Figure B.9. A blank schematic, or "block diagram."

	File Edit View Project Assignments Pr	ocessing Tools Window Hel	þ		. 6
Browled     Image: Space of Spa	😂 🖬 🛃 📇 🕹 🕲 📵 🖂 🗠 🚺 🖬	• X !	000 - + + + + + + + + + + + + + + + + +	0 2 0 0 4 0	
average     Bit of the second parameters       bit of the second parameters     Consider       average     Bit of the second parameters       bit of the second parameters     Consider       bit of the second parameters     Consider <th>t Navigator</th> <th>* E Block1 bell</th> <th></th> <th></th> <th></th>	t Navigator	* E Block1 bell			
shord 2 market format regregations (market format regregations) (market fo	y				
tood ∄g     Too d Har      Too d Har     Too	Cyclone II: EP2C38F67	- E2			
average of the program for th	<ul> <li>tutorial ຊຶ່ງຊ</li> </ul>				
Annote Dependence       B       Consisten       B       Consisten       B       Consisten       Consistence       B       Consistence       B       Consistence       B       Consistence       Consistence       B       Consistence       B       Consistence       B       Consistence       Construction       Construc		10			
and/y B first # Design Unit:     A       B P Complex Design     A       B P Complex Design     A       B P Complex Design     C		A			
Andry D free dP lenge that Consistence P - Second Registration P - Second Regi		Ð			
anady Trial of Design Units     Anades       B     Consider on the System					
andry () The () 20-bigs Units Completion					
Image: Bites of Respublic     Image: Bites of Respublic       Image: Bites of Respublic     Image: Bites of Respublic <td></td> <td></td> <td></td> <td></td> <td></td>					
ared V    I find g0 being table		-			
Image: Construction     Image: Construction       Imag					
Image: Completion     Image: Completion       Image: Completion		· .			
Sectory ID films of Design Links       Consistion       0		•41			
Being @ Design Units     A       Be     Consider       Be     Ange (Second Second		(B)			
Nucley D The dP bega that     Image dP bega that       Completion     Image dP bega that       P - Combined Section     Image dP bega that       P - Data Frage Mark     Image dP bega that       P - Data Frage Mark     Image dP bega that       P - Data Frage Mark     Image dP bega that					
andby         Bit Res		<u> </u>			
Image: Decemption	. 10 m	44			
Comparison  Compa	starchy [ Ed hiles ] dP Design Units ]	4			
Completion		x			
P - Condu Design     Tenc®     P - Condu Design     P - Angle 1 Sphere     P - Teng Tenc Road     P - Tenc Tenc P - Tenc Tenc P - Tenchange     P - Tenc Tenc P - Tenchange     P	Compilation	•			
P Control Design     Portuge Design     Portug	7 Time	NT AS			
B  P Anjoha System B  P Anjoha System B  P Anisme Frequency (set) B  P Anisme FrequeF	E  Comple Design				
B · P rep Fluck Rodel     Construction of the second	B Analysis & Synthesis	0			
B · P A strategy [Seed as payments [See] B · Dusis (Trays Asymptotic See Trays Asymptotic Se	⊕-► Fitter (Place & Route)				
Berline Tengs Angles     Berline Tengs Angles     Berline Tengs Angles     Berline Tengs Angles	B- Assembler (Generate programming files)				
8 E Eth Mad vite © Ingen Direce Scen Regeneed	B- Elassic Timing Analysis	`			
Proyan Diricio Elsen Programmed	EDA Netlist Writer	_			
8 6	Program Device (Open Programmer)				
8 6					
8 4					
8 6					
8 6					
	51	> <			
	the Inconde				
We Incooke					
the Incoorde					
la lussadis					
bi linoodk					
la lussadis					
bi linggabi					 
la lamb	istem ∧ Processing ∧ Extra Into ∧ Info ∧ Warning	∦ Critical Warning ∦ Enor ∦ Suppress	ed ) Flag /		
andem ή Phonosing λ Ents Nets λ Warring λ Ents Warring λ Ents λ Suppressed λ Phag /					

Figure B.10. The same block diagram window as a tabbed document.

Appendix B

۲

۲

Symbol	
Initialities         Image         Image <td>AND2</td>	AND2
Repeat-insert mode     Insert symbol as block	
Launch MegaWizard Plug-In	
MegaWizard Plug-In Manager	
OK Cancel	

Figure B.11. Symbols can be inserted from any of several libraries.

instead of selecting it from the library tree on the left. Arrange the symbols according to Figure B.12. Double click on the top left input pin to bring up the pin properties, seen in Figure B.13.

Change the "Pin name" to **sw4** and press the "OK" button. Likewise, change the name of the second input to **sw5**. An alternate way to change the pin name is to first select the pin and then double click on the pin name text. Try this on the top right pin and change the name to **d6**. When you are done, press enter and the next pin name below d6 will be highlighted.



Figure B.12. An assortment of unconnected symbols.

204

( )

Appendix B

(�)

This feature will allow you to name a series of pins without pulling up a properties window. Name the bottom two outputs d3 and d5 according to Figure B.14.

Now add the wires between each of the symbols within the schematic. One way to do this is to use the **Orthogonal Node Tool** located on the left hand toolbar. Another way is to simply move the mouse over one of the symbol terminals, which causes the mouse to change to a crosshair and the icon for the orthogonal node tool. Click and drag to draw a wire from the terminal to another symbol's terminal and release the mouse button. You can also draw

Pin Properties
General Format
To create multiple pins, enter a name in AHDL bus notation (for example, "name[3.0]"), or enter a comma-separated list of names.
Ein name(s): 5004
Default value: VCC
OK Cancel

Figure B.13. Pins must be given meaningful names to make the design understandable.

multiple wire segments by releasing the mouse button over a blank area of the schematic. If you release the mouse button while dragging a wire over another wire, a connection between the wires will be made in the form of a solder dot. Using these techniques, make all of the connections shown in Figure B.14. If you ever need to move devices around, select the arrow tool to get out of the orthogonal node tool mode

( )

The next step is to verify that there are no errors or serious warnings within the design file. First save the file using **File => Save As...** and use the default filename, which should be the top-level entity name that you chose when creating the project, with a .bdf extension. Leave the box



Figure B.14. A connected schematic with pin names.

Appendix B

(�)

Compilation Report - Flow	Summary	
Compilation Report Sector Compilation Report Sector Compilation Report Sector Compilation Sector Compi	Flow Summary Flow Status Quartus II Version Revision Name Top-level Entity Name Family Device Timing Models Met timing requirements Total Combinational functions Dedicated logic registers Total registers Total pins Total pins Total pins Total pins Total Multiplier 3-bit elemen Total PLLs	Successful - Tue Jan 13 08:28:15 2009 8.1 Build 163 10/28/2008 SJ Web Edition tutorial tutorial Cyclone II EP2C35F672C6 Final N/A 0 0 0 5 0 0 5 0 0 5 0 0
× ×		



checked that indicates that this design file will be added to the current project. (You could always add it to the project later as a separate step, working from the "Files" tab of the "Project Navigator" pane.)

With the file saved, compile the design by selecting **Processing => Start Compilation**, or by clicking on the corresponding icon in the top toolbar (a right-pointing triangle that looks like a video "play" button). If everything has been connected correctly, there should be no errors or warnings and the Compilation Report will be displayed, as seen in Figure B.15. You could also make a partial compilation with **Processing => Start => Start Analysis and Synthesis**, but you can simplify the Quartus learning process by always compiling every project completely. Still, analysis and synthesis by itself would be slightly faster and actually would be sufficient to simplify the next step of adding pins assignments.

	Table B.1 Pin assignments						
Node name	DE2 pin	DE2-70 pin					
d3	PIN_AC22 (LEDR[3])	PIN_AJ4 (LEDR[3])					
d5	PIN_AD23 (LEDR[5])	PIN_AH4 (LEDR[5])					
d6	PIN_AD21 (LEDR[6])	PIN_AJ3 (LEDR[6])					
sw4	PIN_AF14 (SW[4])	AF14 (SW[4])					
sw5	PIN_AD13 (SW[5])	AD13 (SW[5])					

206

( )

Appendix B

 $(\mathbf{\Phi})$ 

	Quart e Edi e e	us II t Vie Gro N	- c:/work/loginid/ ew Processing T pups- amed: Node Name	tutorial/tutorial Tools Window	- tutorial - [Pin F	Planner]	Top View - Wire cyclone II - EP2C3	Bond 5F672C6		
国際目前		〕 								
		>		2						
<b>x</b>	Named:	li	👻 «» Edi	: X V 7					Filter: Pins: all	•
			Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved	
	1	0	d3	Output	PIN_AC22	7	B7_N0	3.3-V LVTTL (default)		
	2	ø	d5	Output	PIN_AD23	7	B7_N0	3.3-V LVTTL (default)		
	3	0	d6	Output	PIN_AD21	7	B7_N0	3.3-V LVTTL (default)		
	4		sw4	Input	PIN_AF14	7	B7_N1	3.3-V LVTTL (default)		
	5		sw5	Input	PIN_AD13	8	B8_N0	3.3-V LVTTL (default)		
2	6		< <new node="">&gt;</new>		_		-			
E E	<	•								>
For	Help,	pres	s F1							

Figure B.16. The Pin Planner is a convenient way to assign specific FPGA pins to pin symbols in a design.

The final step in the design process is to add pin assignments to the design file. Open the pin planner by selecting **Assignments => Pin Planner**, which brings up the window in Figure B.16.

Notice that the I/O pins are listed in the table at the bottom of the Pin Planner. During the analysis and synthesis step, a list of I/O pins was made by Quartus, which is displayed here. Adding pin constraints before performing a synthesis or full compilation step would require manually entering each I/O pin in the list. For each I/O pin in the list, double-click on the **Location** cell and select the pin numbers shown in Table B.1. Refer to Chapter 1 or Appendix C of the lab manual (or the DE2 manufacturer's reference manual) to understand why these particular pins were used (they correspond to hardwired connections to LEDs and switches on the DE2 board.)

Appendix B

( )

(�)



Figure B.17. A completed block diagram with pin assignments (DE2 values used here).

There are two kinds of signal pins on the FPGA: **Unused** ones (that we specified earlier as always being "input, tri-stated," to avoid problems), and **used** ones, which we always have to assign to their CORRECT location on the DE2 board. It doesn't make sense to use a pin without knowing what is actually connected to it (a switch, an LED, or whatever).

With all of the pin assignments made, close the Pin Planner window. The pin numbers should now appear beside the I/O pins, as seen in Figure B.17. (If they do not show up, select **View => Show Location Assignments** from the Quartus II menu. Sometimes, it seems to be necessary to turn this view option OFF, then back ON again.)

By default in the block diagram editor, Quartus places the pin assignments to the side and slightly below the pin, exactly as shown in Figure B.17. This can get confusing when pins are stacked one above the other, because it is less obvious which assignment belongs to which pin. You may want to drag the pin assignments directly alongside the pins, or even off further to the side (a small line will appear to show the association between pin and assignment).

#### **B.3 Simulating the design**

Hint!

The first step in simulating the design is to perform a full compilation. From the menu, select **Processing => Start Compilation** or click on the triangle icon in the top toolbar to start a compilation. Once complete,

(�)

KendallHuntDDLEdition2.indb 208

🖬 Wave	eform	1.vwf							
	Master	Time Bar:	16.0 ns	Pointer:	500 ps	Interval:	-15.5 ns	Start	End
A			Value at	0 ps	10.0 ns		:	20.0 ns	30.0 ns
£ ⊕.		Name	16.0 ns			16	.0 ns ≓		
10 C 10									
$\overline{\chi\sigma} \propto$									
유사									
$\underline{z}$									
XE XE									
派器									
72 AB									
<b>9</b> 2+	<		>						2

( )

Figure B.18. A new blank waveform file.

the compilation report will display a summary. Press the **OK** button to view the compilation report when the message box appears telling you the compilation is complete.

Close the compilation report and create a new waveform file by selecting **File => New...** from the menu. Under the *Verification/Debugging Files*, select **Vector Waveform File**, and press the **OK** button. This will create a blank simulation waveform file as seen in Figure B.18. Right click on the left hand side of the window (in the blank area under "Name") and select the **Insert => Insert Node or Bus...** option to bring up the window in Figure B.19. A *node* is a signal, and a *bus* is a group of related signals. They may or may not be assigned to specific pins.

Click on the **Node Finder...** button to bring up a window similar to Figure B.20. For this simulation, we are only interested in the input and output pins, although it is possible to show internal signals in the simulator. So

first select only "Pins: assigned" in the Filter option, to reduce the number of signals that will be shown in the Node Finder window. Then click on the **List** button to search for assigned pins and to fill in the **Nodes Found** list. (If the pins had not already been assigned a location, as we did with the Pin Planner earlier, you would have needed to broaden the filter to include "All pins" instead.) Now that the list is populated, highlight all of the pins (Ctrl-Click) in the

Insert Node	or Bus		×
<u>N</u> ame:			OK
<u>T</u> ype:	INPUT	-	Cancel
⊻alue type:	9-Level	•	Node <u>F</u> inder
<u>R</u> adix:	Hexadecimal	•	
Bus <u>w</u> idth:	1		
Start jndex:	0		
🔲 Display gra	ay code count as binary count		

Figure B.19. Specific signal names can be entered to add them to the waveform, but this window is usually used to access the more convenient "Node Finder."

Appendix B

(�)

Node Finder			Σ
Named:	▼ Filter: Pins: assigned	▼ Customize	List OK
Look in: Itutorial		✓ ✓ Include subentities	Stop Cancel
Nodes Found:		Selected Nodes:	
Name	Assignments T	Name	Assignments T
🐵 d3	PIN_AC22 C	🐵 [tutorial]d3	PIN_AC22 0
🐵 d5	PIN_AD23 C >	🐵 ltutorial d5	PIN_AD23 0
🐵 d6	PIN_AD21 C	🐵 ltutorial d6	PIN_AD21 0
III sw4	PIN_AF14 Ir 😕	Itutorial sw4	PIN_AF14 Ir
III sw5	PIN_AD13 Ir	Itutorial sw5	PIN_AD13 Ir
	<<		
<	>	<	>
,,		,	

( )

Figure B.20. Pressing the "List" button in the Node Finder generates a list of all signal nodes satisfying the filter setting, and desired nodes can be selected with the right arrow buttons. The double right arrow selects ALL found nodes, and can also be used in this example, since we would like to show all assigned pins in the simulation.

**Nodes Found** list and click on the > button to select them (moving them to the "Selected Nodes" group on the right. You should now have a window that looks similar to that of Figure B.21. It will show "Multiple Items," and you should change the radix to "Binary" if is set otherwise (as in the figure, where it defaulted to "Hexadecimal."

Press the **OK** button to update the Insert Node or Bus dialog. Press **OK** on this window to insert the pin nodes into the waveform file. You should now see the list of pin names in the left panel of the waveform window. You can click on the individual signals and then drag them to change the order. From the menu, select **Edit => End Time...** and enter a

Insert Node	or Bus	×
<u>N</u> ame:	**Multiple Items**	ок
<u>T</u> ype:	**Multiple Items**	Cancel
∐alue type:	9-Level	Node <u>Finder</u>
<u>R</u> adix:	Hexadecimal	•
Bus <u>w</u> idth:	1	_
Start index:	0	
🔲 Display gra	ay code count as binary count	

Figure B.21. Completion of the Node Finder returns to the Insert Node or Bus dialog.

value of 200 ns, as seen in Figure B.22. A value of 200 ns is chosen here only because it has been predetermined that 200 ns will be long enough to allow each of the four permutations of sw4 and sw5: (0,0), (0,1), (1,0), and (1,1).

Press the **OK** button. Right click on the right panel of the waveform window and select **Zoom => Fit in Window**. This will allow you to see the entire waveform. Next, select the sw4

(�)

KendallHuntDDLEdition2.indb 210

d time extension j	per signal:			
Signal Name	Direction	Radix	Extension value	
sw4	Input	Binary	Default extension value	
sw5	Input	Binary	Default extension value	
d3	Output	Binary	Default extension value	
d5	Output	Binary	Default extension value	
d6	Output	Binary	Default extension value	

Figure B.22. The simulation will only run to the end time specified by the user.

 $(\mathbf{r})$ 

signal and right click on it. Select **Value => Clock...** to bring up the clock window of Figure B.23.

Technically, neither of the two inputs of this circuit are "clocks," since this is a simple combinational logic circuit. Still, the Value => Clock ... option gives a very convenient way of toggling an input at specified intervals. For this example, we want sw4 to toggle once at the middle of the simulation, and we want sw5 to toggle three times (look ahead to Figure B.24 to see where this is headed). The "clock" should continue for the duration of the simulation, which is 200 ns in this case, so set the "End Time" to 200 ns. Change the "Period" to be 200 ns to make it toggle just once in 200 ns, and press the **OK** button to update the sw4 signal.



Figure B.23. The clock window allows an input signal to be given the value of a square wave.

Appendix B

( )

( )



Figure B.24. The sw4 signal is created as one clock period over the whole simulation duration, while the sw5 signal cycles through two periods, producing every possible combination of highs and lows for the two signals.

Now, to make sw5 toggle twice as fast, change the value of the sw5 waveform to be a clock with a period of 100 ns, as seen in Figure B.24. Alternately, you could select individual sections of the waveform using the mouse and change those segments by right clicking on the highlighted segment and selecting the **Value** menu items (try it). Now save the waveform file

🛎 Simulator Tool
Simulation mode: Functional Generate Functional Simulation Netlist
Simulation input: tutorial.vwf Add Multiple Files
Simulation period
<ul> <li>Run simulation until all vector stimuli are used</li> </ul>
C End simulation at: 100 Ins 🖃
─ Simulation options
Automatically add pins to simulation output waveforms
Check outputs Waveform Comparison Settings
Setup and hold time violation detection
Glitch detection: 1.0 ns
✓ Overwrite simulation input file with simulation results
Generate Signal Activity File:
Generate VCD File:
0%
00:00:00
🔭 Start 🗰 Stop 😲 Open 🔮 Report

Figure B.25. The Simluator Tool window defines the type and parameters of a simulation run.

212

( )

Appendix B

( )

🖸 tutor	ial.vw	f											
	Master	Time Bar:	16.0 ns	Pointer:	84.64	ns Ir	iterval:	68.64 ns	Start:	0 ps	End:	200.0 ns	
<b>∧</b> A <del>3€</del> €		Name	0 ps	20.0 ns 16.0 ns	40.0 ns	60.0 ns	80.0 ns	100 <sub>,</sub> 0 ns	120 <sub>,</sub> 0 ns	140 <sub>,</sub> 0 ns	160 <sub>,</sub> 0 ns	180 <sub>,</sub> 0 ns	200.0 ns
	▶0 ▶1 ● 2 ● 3 ● 4	sw4 sw5 d3 d5 d6										<mark>)</mark>	

( )

Figure B.26. The result of a functional simulation.

using **File => Save As...** dialog and using the default filename (creating *tutorial.vwf* in the project directory). From the menu, select **Processing => Simulator Tool** to open the window of Figure B.25.

Change the **Simulation mode** to **Functional** and press the **Generate Functional Simulation Netlist** button. Once complete, a dialog box will inform you that the generation was successful. Press the **OK** button to return to the simulator tool. Make sure the "Overwrite simulation input file with simulation results" box is checked and press the **Start** button. Once complete, a dialog box will be displayed to tell you so. Press the **OK** button to return to the simulator tool once again. Press the **Open** button to display the results of the simulation. If you left the waveform window open in Quartus, it will prompt you to reload the waveform file. Select **Yes** to continue and display the waveform window of Figure B.26.

Notice that the pins d5 and d6 match the waveforms for sw5 and sw4, respectively. Since we tied these pins together, that makes sense. The output of the circuit, d3, is the exclusive-or of the two inputs, which is also as expected. The functional simulation informs you that the combinational

🖸 tu	torial. vwf										-	
Master	Time Bar:	16.0 ns	Pointer:	31.59	ns	Interval:	15.59 ns	Start		End:		
	Name	Value a 16.0 n:	20.0 ns 16.0 ns 1	40.0 ns	60.0 ns	80.0 ns	100 <sub>,</sub> 0 ns	120 <sub>,</sub> 0 ns	140 <sub>,</sub> 0 ns	160 <sub>,</sub> 0 ns	180 <sub>,</sub> 0 ns	200.0 ns
<b>i</b> ▶0	sw4	BO										
<b>⊡</b> >1	sw5	BO										
<b>@</b> ≥2	d3	BO										
	d5	BO										
<b>@</b> 4	d6	BO										
<		>										

Figure B.27. The result of a timing simulation, which accurately reflects actual time delays.

Appendix B

( )

( )

logic generated is performing the desired task. However, this is not a guarantee that the circuit will perform correctly when implemented on the FPGA. To determine this, a timing simulation needs to be performed that will take into account the various signal delays observed within the routing and components of the FPGA.

( )

Return to the simulator tool window and change the **Simulation mode** to the **Timing** option and start the simulation. Once complete, open the results, which should be similar to that of Figure B.27.

Notice that the outputs no longer instantly change at the edges of the inputs. There is a slight propagation delay. There may even be glitches, as shown in Figure B.27. Imagine how this can be caused by some signals propagating to gate inputs sooner than others. This will become especially important when working with sequential circuits later when determining maximum clocking rates.

### **B.4 Downloading the design to the DE2**

Connect your computer to your target development board. This should require only a simple USB cable between the computer and the DE2 board, where it should be connected to the **leftmost** of the two USB connectors at the top left corner of the board. The connector on the right may be covered with something to prevent you from accidentally using it.

Before downloading your design file, open the device setting window by selecting **Assignments => Device...** from the menu. Verify that the

💾 Quartus II -	- c:/work/logini	d/tutorial/tutorial -	tutorial - [tu	torial.cdf]								
File Edit Pr	ocessing Tools	Window										
🟦 Hardware Seti	up USB-Blaster [US	iB-0]			Mode:	JTAG		-	Progress:		0 %	
Enable real-time	ISP to allow backgrou	ind programming (for MA $\!\!\!\times\!\!$ II o	levices)									
▶ <sup>3</sup> Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	Security Bit	Erase	ISP CLAMP	
🖬 Stop	tutorial.sof	EP2C35F672	002E33B6	FFFFFFF	V							
Auto Detect												
🗙 Delete												
🗳 Add File												
Change File												
Save File												
Add Device												
📫 Up												
🔎 Down												
For Help, press	s F1											

Figure B.28. The Programmer Tool specifies one or more files to be programmed into one or more devices.

214

( )

Appendix B

( )

Select a programming hardw	are setup to use whe	en programming devi	ices. This programming
nardware setup applies only	to the current progra	mmer window.	
Currently selected hardware: - Available hardware items: -	USB-Blaster [U	JSB-0]	
Hardware	Server	Port	Add Hardware Remove Hardware
USB-Blaster	Local	USB-0	

Figure B.29. Programming (or "downloading") is done with the USB-Blaster (a USB cable connected to the LEFTMOST of the two upper left USB connectors on the DE2).

correct FPGA device is selected. If the wrong device is shown, select the correct FPGA and press the **OK** button. This could require you to go back and reassign pin numbers, but should not be necessary if you completed earlier steps with the correct device assignment.

Open the programmer tool, as seen in Figure B.28, by selecting **Tools => Programmer** from the menu.

Make sure the box under the **Program/Configure** heading is checked, so that the programmer knows that you want to program that file. If the **Hardware Setup** is listed as **No Hardware**, click on the **Hardware Setup**... button to display the window of Figure B.29.

Under the **Currently selected hardware** option, choose your programming hardware and close the window. If no programming hardware is available, make sure that the USB cable is in place and verify that the DE2 board is turned on. With the hardware properly selected, press the **Start** button to begin the download. When complete, the Progress meter in the top right corner will read 100%.

Start with both SW4 and SW5 in the UP position. Notice that the LEDs LEDR6 and LEDR5 are illuminated on the board. Lower the SW4 slide switch. LEDR6 should turn off, and LEDR3 should turn on. Is this the correct operation of the XOR circuit? Take into consideration that the LEDs are active high, meaning that they illuminate when driven with a high signal. The slide switches are low when in the DOWN position. This is something to consider when using these components in future designs. (The active level is given in the corresponding table of Appendix

Appendix B

( )

( )

C.) Lower the SW5 slide switch as well. Try various combinations of the two switches, and verify if the circuit is operating properly.

۲

This concludes the tutorial. Like many of the exercises in this lab manual, there were many steps. If you did not understand WHY you did some of them, consider doing them again. You may find it useful to perform other tutorials, such as those in *Rapid Prototyping of Digital Systems*, or those on the Altera web site. Keep your eye on the big picture.

In this exercise, you

- created a new project in Quartus,
- specified that it would run on the specific FPGA available on the DE2 board,
- defined the project as having a single source file (a schematic),
- drew the schematic,
- assigned input and output pins consistent with the locations of switches and LEDs on the DE2 board,
- simulated the design to verify that it behaves like the exclusive OR circuit that it really is,
- implemented the design on the DE2 board by configuring the internal elements of the FPGA, and
- tested the design.

Note the correlation between these steps and the general process given in the background reading for Lab 1.

۲

(�)